Beginning of this page
Jump to main content

Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.


Overview

UltimateLowPowerTM


With UltimateLowPower technology, available only from NEC Electronics, you can expect dramatic reductions in power consumption for a wide range of applications, including mobile devices.


Figure 1 NEC Electronics Low-Power Scenario
Figure 1 NEC Electronics Low-Power Scenario

The steady reduction in threshold voltage (VTH) and gate-oxide thickness with each new technology node has reduced active power consumption but increased standby leakage. At 130 nm and below, standby leakage can become critical. NEC Electronics' UltimateLowPower technologies reduce both active power consumption and standby leakage.


Figure 2 CMOS Leakage Power Components
Figure 2 CMOS Leakage Power Components


Three UltimateLowPower Technologies

UltimateLowPower is a synergetic set of three innovative technologies. Comprising both new device structures and advanced circuit designs, these technologies work together to deliver dramatic reductions in power consumption.



The synergy between these innovative device structures and circuit designs is the key to UltimateLowPower. Body bias optimized design and monitor circuit technologies were introduced at the 65 nm node, and the 55 nm node features high-k gate insulator technology for the ultimate in low power consumption.


Figure 3 NEC Electronics Low Power Strategy
Figure 3 NEC Electronics Low Power Strategy

Application Optimizations

Different applications can employ these UltimateLowPower technologies to varying degrees, depending on the necessary power/performance tradeoffs (Figure 4). The UltimateLowPower technologies enable the right tradeoffs to suit every application, from mobile devices that require low standby power consumption to high-performance servers.


Figure 4 Application power/performance optimizations
Figure 4 Application power/performance optimizations