Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.
Parallelism y1
| Geometric tolerance of IC package outline drawing |
| Parallelism y1 |
 |
| Example: y1=0.20 |
 |
| This example shows that by using the seating plane (1st datum surface S) as the standard, the distance between the highest point and the lowest point on the upper surface of the package body is 0.20mm or less. See "Measuring method for Package Dimensions of BGA EIAJ ED-7304" |
© 1995-2008 NEC Electronics Corporation
