Beginning of this page
Jump to main content

Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.


Late Write Synchronous SRAM 32M bit


1M words x 36 bits organization


Part Number Speed
Grade
Clock
Frequency
(MHz)
Clock
Access
Time
MAX.
(ns)
Supply Voltage
(V)
Package Remark Data
Sheet
Chip I/O
µPD44323362 C40 250 2.0 2.5±0.125 1.4 to 1.9 F1-FJ1:
119-pin BGA
Register-Register
HSTL
(212KB)