Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.
Gate Array Success Stories
Multiple actuator controller
Challenge
Controlling multiple external drivers
- Solution proposal diagram
- Solution advantages
Through its true 5 V interfacing capabilities and its very low unit and NRE cost, CMOS-N5 Gate Array technology is the ideal solution to support solutions, where multiple devices, each with rather low individual complexity, are required.
- Solution specific key features
- Full 5 V driving capabilities
- Very low NRE and unit cost
- Low-complexity with fast and easy design capabilities
Medical imaging
Challenge
High-speed data handling with low-power consumption
- Solution proposal diagram
- Solution advantages
CMOS-10HD Gate Array technology is ideally suited for high-performance, low-power applications with high-bandwidth data processing.
- Solution specific key features
- High-speed Gate Array technology
- 2.5 V or optionally
1.8 V supply voltage - LVDS and other high-speed buffers available
NA7105x compliant PC peripherals + logic
Challenge
Integration of single or multiple NA7105x compliant peripheral blocks together with customer specific logic in a single device.
- Block diagram
- Solution
CMOS-N5 Gate Array technology
µPD6589x master / 80-pin TQFP package
- Further solution proposal
- NA71051 <=>8251:Serial control unit
- NA71054 <=>8254:Programmable timer unit
- NA71055 <=>8255:Parallel interface unit
- NA71059 <=>8259:Interrupt control unit
| |||||||||||||||||||||||||||||
CPU/MCU interface extension
Challenge
Individual and flexible extension in accordance with exact customer requirements.
- Solution proposal diagram
- Solution advantages
EA-9HD/CMOS-9HD offers a wide range of masters in order to allow integration of solutions with small to large complexity.
- Solution specific key features
- 3.3 V core supply voltage
- Special I/F buffer (e.g. USB) availability
- EMI noise reduction features
- Standard interface IP macros
- PCI buffers
Graphics controller
Challenge
High-performance graphics controller with integrated DDR SDRAM memory interface
- Solution proposal diagram
- Solution advantages
CMOS-12M offers a wide range of masters in order to allow integration of solutions with large complexity. The pre-diffused high-density SRAM memory fits all upcoming memory requirements. CMOS-12M is a deep sub-micron technology featuring 1.5 V supply voltage and a very low power consumption at high-speed.
- Solution specific key features
- Low power consumption
- High-speed technology
- Special I/F buffer (e.g. SSTL, LVDS) availability
- Embedded SRAM
- Wide range of packaging solutions
© 1995-2008 NEC Electronics Corporation
