Beginning of this page
Jump to main content

Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.


Master / Package Lineup


Although customers can select their optimum package from among the many package types listed in this table, some selections may involve implementation issues and so customers should contact NEC Electronics for further information when making a selection.




Master / Package Lineup (1/4)

Please attend to singnal pin because all masters do not necessarily keep the same.


Master


µPD65891 µPD65880 µPD65881 µPD65892
Density Number of raw gates 1,920 3,456 5,880 6,992
Number of usable gates*1 1,536 2,937 4,998 5,594
I/O pads 48 72 88 112

Note(*)

  1. Cell usability: 80% to 85% (variable, depending on the number of pin-pairs)

Package

PKG Pin Number of
available pins
Pitch Body
(mm)
µPD65891 µPD65880 µPD65881 µPD65892
SSOP 20 18 0.65 6.65x6.1
30 28 0.65 9.85x6.1
QFP 44 42 0.8 10x10
100 94 0.65 14x20
100 91 0.65 14x20
QFP
(FP)
160 144 0.5 24x24
208 188 0.5 28x28
240 212 0.5 32x32
304 256 0.5 40x40
TQFP 48*1
48*2,3
46 0.5 7x7
64*1
64*2,3
61 0.5 10x10
80 72 0.5 12x12
100*1,2
100*3
92 0.5 14x14
120*1,2
120*3
110 0.4 14x14
LQFP 44 42 0.8 10x10
100 92 0.5 14x14
144*1,2
144*3
132 0.5 20x20
160 144 0.5 24x24
FPBGA 48 43 0.5 4.38x
4.38
65 53 0.5 6x6
80 72 0.8 9x9
97 88 0.5 6x6
108 100 0.8 11x11
QFN 28 26 0.5 5x5
36 34 0.5 6x6
48 46 0.5 7x7

: Combination available

Note(*)

  1. Outline drawings for ES (Engineering Sample).
  2. Outline drawings for CS (Commercial Sample).
  3. Outline drawings for MP (Mass Production).


Master / Package Lineup (2/4)

Please attend to singnal pin because all masters do not necessarily keep the same.


Master


µPD65882 µPD65894 µPD65883
Density Number of raw gates 13,952 15,232 25,344
Number of usable gates*1 11,859 12,186 21,542
I/O pads 120 156 160

Note(*)

  1. Cell usability: 80% to 85% (variable, depending on the number of pin-pairs)

Package

PKG Pin Number of
available pins
Pitch Body
(mm)
µPD65882 µPD65894 µPD65883
SSOP 20 18 0.65 6.65x6.1
30 28 0.65 9.85x6.1
QFP 44 42 0.8 10x10
100 94 0.65 14x20
100 91 0.65 14x20
QFP
(FP)
160 144 0.5 24x24
208 188 0.5 28x28
240 212 0.5 32x32
304 256 0.5 40x40
TQFP 48*1
48*2,3
46 0.5 7x7
64*1
64*2,3
61 0.5 10x10
80 72 0.5 12x12
100*1,2
100*3
92 0.5 14x14
120*1,2
120*3
110 0.4 14x14
LQFP 44 42 0.8 10x10
100 92 0.5 14x14
144*1,2
144*3
132 0.5 20x20
160 144 0.5 24x24
FPBGA 48 43 0.5 4.38x
4.38
65 53 0.5 6x6
80 72 0.8 9x9
97 88 0.5 6x6
108 100 0.8 11x11
QFN 28 26 0.5 5x5
36 34 0.5 6x6
48 46 0.5 7x7

: Combination available

Note(*)

  1. Outline drawings for ES (Engineering Sample)
  2. Outline drawings for CS (Commercial Sample).
  3. Outline drawings for MP (Mass Production).


Master / Package Lineup (3/4)

Please attend to singnal pin because all masters do not necessarily keep the same.


Master


µPD65884 µPD65885 µPD65887
Density Number of raw gates 33,864 40,768 55,640
Number of usable gates*1 28,784 30,576 41,730
I/O pads 184 244 284

Note(*)

  1. Cell usability: 75% to 85% (variable, depending on the number of pin-pairs)

Package

PKG Pin Number of
available pins
Pitch Body
(mm)
µPD65884 µPD65885 µPD65887
QFP
(FP)
160 144 0.5 24x24
208 188 0.5 28x28
240 212 0.5 32x32
304 256 0.5 40x40
TQFP 48*1
48*2,3
46 0.5 7x7
64*1
64*2,3
61 0.5 10x10
80 72 0.5 12x12
100*1,2
100*3
92 0.5 14x14
120*1,2
120*3
110 0.4 14x14
LQFP 44 42 0.8 10x10
100 92 0.5 14x14
144*1,2
144*3
132 0.5 20x20
160 144 0.5 24x24
176 160 0.5 24x24
FPBGA 80 72 0.8 9x9
108 100 0.8 11x11

: Combination available

Note(*)

  1. Outline drawings for ES (Engineering Sample)
  2. Outline drawings for CS (Commercial Sample).
  3. Outline drawings for MP (Mass Production).


Master / Package Lineup (4/4)

Please attend to singnal pin because all masters do not necessarily keep the same.


Master


µPD65889 µPD65890 µPD65893
Density Number of raw gates 76,000 99,528 123,384
Number of usable gates*1 57,000 74,646 92,538
I/O pads 324 372 412

Note(*)

  1. Cell usability: 75% to 85% (variable, depending on the number of pin-pairs)

Package

PKG Pin Number of
available pins
Pitch Body
(mm)
µPD65889 µPD65890 µPD65893
QFP
(FP)
160 144 0.5 24x24
208 188 0.5 28x28
240 212 0.5 32x32
304 256 0.5 40x40
TQFP 48*1
48*2,3
46 0.5 7x7
64*1
64*2,3
61 0.5 10x10
80 72 0.5 12x12
100*1,2
100*3
92 0.5 14x14
120*1,2
120*3
110 0.4 14x14
LQFP 44 42 0.8 10x10
100 92 0.5 14x14
144*1,2
144*3
132 0.5 20x20
160 144 0.5 24x24
176 160 0.5 24x24
FPBGA 80 72 0.8 9x9
108 100 0.8 11x11

: Combination available

Note(*)

  1. Outline drawings for ES (Engineering Sample).
  2. Outline drawings for CS (Commercial Sample).
  3. Outline drawings for MP (Mass Production).