Beginning of this page
Jump to main content

Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.


Worldwide > Japan日本語

µPD72042B




Overview

  The µPD72042B is a microcomputer peripheral IC device for IEBus protocol control.
  The µPD72042B performs all the processing required for layers 1 and 2 of the IEBus. The device incorporate large transmission and reception buffers, allowing the microcomputer to perform IEBus operations without interruption. They also contain an IEBus driver and receiver, allowing them to directly connected to the bus directly.


Features

  • Control of layers 1 and 2 of the IEBus protocol
    • Support of a multi-master scheme
    • Broadcast function
    • Two communication modes having different transmission speeds can be selected.

fX 6 MHz 6.29 MHz
Mode0 Approx. 3.9 Kbps Approx. 4.1 Kbps
Mode1 Approx. 17 Kbps Approx. 18 Kbps


  • Built-in IEBus driver and receiver
  • Transmission and reception buffers
      Transmission buffer : 33 bytes, FIFO
      Reception buffer : 40 bytes, FIFO (capable of holding more than one frame of reception data.)
  • Microcomputer interface
    Three-/two-wire serial I/O, transfer starting with LSB
  • Program crashes can be detected by means of a watchdog timer.
  • Low power consumption (standby mode): 50 µA (max)
  • Oscillator frequency (fX): 6 MHz, 6.29 MHz (frequency accuracy: ±1.5%)
  • Operating voltage: 5 V ±10%

Ordering Information

Order Code Package
µPD72042BGT 16-pin plastic SOP (9.53 mm (375))


Block Diagram

µPD72042B Block Diagram


Inquiry Concerning IEBus™ Protocol Control LSI




End of this page.
Top of this page