Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.
Japan
Register Setting Seq.
Contents
FAQ-ID : com_reg-nnnn
| 0001 | Cautions regarding register setting sequence |
|---|---|
| 0002 | Timer control register setting sequence [V853] |
| 0003 | Serial register setting sequence [78K/0] |
Cautions regarding register setting sequence
FAQ-ID : com_reg-0001Last Updated : 2002/03
- Q-1
-
Are there any general cautions I should observe regarding the register setting sequence?
- A-1
-
A certain sequence must be observed for the settings of the peripheral functions built into the microcontroller.
If this sequence cannot be observed, these functions may not work, illegal values may be output externally, and abnormal operation may result.
If no particular sequence is specified for a given peripheral function, basically set according to the signal transmission order.
Timer control register setting sequence [V853]
FAQ-ID : com_reg-0002Last Updated : 2002/03
- Q-1
-
Do you have any recommendations (or rules) regarding the setting sequence for the timer control register?
The target registers are the following:
- Capture/compare registers (CC1n0 to 3)
- Timer output control register (TOC1n)
- Timer control register (TMC1n)
- Timer unit mode register (TUM1n)
- A-1
-
First set the mode, and then set the compare registers.
1. Set the count clock with TMC. (Leave CE as 0.)
2. Set TUM.
3. Set TOC.
4. Set CC.
5. Set PMC.
6. Set CE to 1 and set TMC to start the timer.
Serial register setting sequence [78K/0]
FAQ-ID : com_reg-0003Last Updated : 2002/03
- Q-1
-
I use the 3-wire serial interface of the uPD780034A switching between the slave reception mode and the master transmission mode, but the clock output immediately after switching to master transmission does not go well.
There is no problem for clock output when continuing to transmit.
The settings I use are as follows.
PM22: Input
CSIM30: Enabled, receive-only mode, clock input
PM21: Output, P21 = 0
PM20: Input
During transmission:
CSIM30: Enabled, transmit/receive mode, clock setting
PM22: Output
SIO30 write
Since the P2n latch specification is 0 in the manual, when the port mode (PM2) and latch (P2n) settings are performed first, a low level is output to SCK30.
- A-1
-
This is the expected operation.
When serial operation is not enabled with CSIM30, the pin operates as a port.
If the port is output and the output latch is 0, a low level is output to the pin.
In order to avoid this, set the port to output with the output latch set to 1, enable serial operation by setting CSIM30, and then set the output latch to 0.
© 1995-2010 NEC Electronics Corporation