Main Features of µPD61160 Internal CPU
VR5500 core (533MIPS@266MHz) for user application
MIPS32TM CPU core (225MIPS@187MHz) for LSI internal use Stream Data Input and Processing
MPEG-2 transport stream (TS) Input x3 (from Tuner), input/output x2 (for IEEE1394)
Multi2 descrambler x2
Simultaneously 3 transport stream processing by stream processor unit Audio/Video (AV) Decoding
Graphics Plane
Max. 13 planes
Main still picture/video planes: HD x2 or HD x1 + SD x2 or SD x4
Other main planes: On screen display x3, hardware cursor x1,
background x1, still picture/video switching x1
Sub still picture/video planes: HD x1 or SD x1
Other sub planes: On screen display x1, back ground x1 Video Output
Hi-Vision:
3ch 10-bit HD-DAC (72MHz sampling) analog output x1
ITU-R BT.708 8-bit Digital Output x1
NTSCNote1 Video (Internal Video Encoder):
2ch 10-bit SD-DAC(54MHz sampling) analog output (copy-protection compliant) x1
ITU-R BT.656 8-bit Digital Output x1 Audio Output
PCM output x3: 5.1ch surround x1 and down mix x2
SPD-I/F digital output x1 Audio Capture
Video: ITU-R BT.656 8-bit digital input x1
Audio: PCM digital audio input x1 (stereo) Memory Interface
RDRAMTM: 533-400MHz 16-bit bus width 16MB-128MB
SDRAM: 133-100MHz 32/16-bit bus width 0MB-128MB (option) Peripherals
Smart Card I/F x1
FUART x3
Clocked Serial I/F x2
I2CTM x3
General IO : 8/16-bit Intel/Motrola Mode
PCITM Bus I/F Power Supply
3.3V, 2.5V (I/O), 1.5V (internal) Package
641-pin Plastic BGA
Body size: 35mm x35mm (1.00mm ball pitch) Note1: NTSC (National Television System Committee)
A color TV broadcast transmission signal standard adopted mainly in Japan and the United States. An NTSC TV image has 525 horizontal lines per frame, and 30 frames (screens) are scanned every second using the alternate-line scanning system known as interlacing.
* Dolby is a trademark of Dolby Laboratories, Inc.
* RDRAM is a registered trademark of Rambus Inc.
* I2C is a trademark of Philips Corporation.
* PCI is a trademark of the PCI-SIG.
###
Information in the press releases, including product prices and specifications is current on the date of the press announcement, but is subject to change without prior notice.
SITE MAP
Internal CPU
