Beginning of this page
Jump to main content

Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.

Products > Discrete > Product Lineup > Surge Absorber Device (NSAD series) >

Circuit Examples


Product Lineup : NSAD500F/H/S


(1) IEEE1394a (400 Mbps)
(2) USB2.0 (480 Mbps)
Circuit Example1 Circuit Example2

Data-Line Input Signal Format
Input Capacitance Cin = 4 pF (MAX.)
Input Voltage
* Low Level = 0 to 0.7 V
* High Level = 2.4 V to Vcc + 10%

 Data-Line Input Signal Format
Input Capacitance Cin = CDR + Ct <= 10 pF
Input Voltage
* Low Level = -50 mV
* High Level = +600 mV

 

(3) 100B (100 Mbps)
Circuit Example3
Data-Line Input Signal Format
Input Capacitance Cin = 8 pF (MAX.)
Input Voltage
* Low Level = 0 to 0.8 V
* High Level = 2.0 V (MIN.)