Beginning of this page
Jump to main content

Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.

Products > ASIC > Cell-Based IC > Documentation > OPENCAD >

CB-12


<How to obtain documents>
These documents can be obtained from the following distributors and NEC Electronics sales offices.



CB12L/M

Document Name Document No.
OPENCAD Wave Editor A14954E
Design Rule Check STADRC A14967E
Constraint Description For Signal Integrity A15882E
OPC_VSHELL A17226E
Design Rule Check GateDRC A16216E
Logic Simulation Simulator (VCS, NC-Verilog, Verilog-XL, ModelSim, V.sim) A16885E
Static Timing Analyzer PrimeTime Interface A14961E
Static Timing Analyzer Operation (Tiara) A15858E
Static Timing Analyzer Operation (PrimeTime/TimeCraft) A17664E
Static Timing Analyzer Tiara A16210E
Schematic Editor Vdraw A14953E
Logic Synthesis Design Compiler Interface A17319E
Formal Verification Formality Interface A14968E
Conformal-LEC Interface A16234E
Design For Test DFT Compiler/TetraMAX A14964E
TESTACT Operation Manual Circuit Design -
Manual TESTBUS Design Guideline A17104E
TESTACT Operation Manual A17464E
Tester Interface Test Vector A14966E