Beginning of this page
Jump to main content

Please note that JavaScript and style sheet are used in this website,
Due to unadaptability of the style sheet with the browser used in your computer, pages may not look as original.
Even in such a case, however, the contents can be used safely.

Products > ASIC > Analog ASIC > Product Lineup > Mixed Signal ASIC >

Mixed Signal ASIC

MA-8A Series


Master Lineup

Name of Master µPD
68000 		µPD
68001 		µPD
68010 		µPD
68011 		µPD
68031 		µPD
68041 		µPD
68061 		µPD
68070
Process High-performance BiCMOS Process
Maximum power-supply voltage 6.0V (Absolute maximum rating)
Number of pads 68 68 108 84 96 108 128 168
Logic Part
Number of gates 1520 1520 1680 2880 6720 9520 16512 28320
Number of usable gate *1 912 912 1008 1728 4032 5712 9907 16992
Number of logic I/O 23 23 31 32 44 53 68 88
Analog Part
Total number of elements 912 1264 4614 2016 2016 2304 2736 5017
  NPN transistor (Standard) 150 210 756 336 336 384 456 816
(Large) 25 35 126 56 56 64 76 136
PNP transistor (Lateral) 200 280 1008 448 448 512 608 1088
Polysilicon resistance (1 kΩ) 150 210 756 336 336 384 456 816
(5 kΩ) 300 420 1512 672 672 768 912 1632
Capacitors (5 pF) 25 35 126 56 56 64 76 136
P-ch MOS transistor 50 70 252 112 112 128 152 272
Analog SW 4 0 24 0 0 0 0 15
Analog P-ch
MOS transistor 		4 2 28 0 0 0 0 58
Analog N-ch
MOS transistor 		4 2 26 0 0 0 0 48
Digital/Analog Joints
Digital/Analog I/F
Maximum 		14 14 36 14 14 14 14 24


Note(*)

  1. With 60% of gate utilization

Remark

The final digit of a master's (MA-8A Series) name conveys whether the analog array of a master is equipped with both MOS transistor and analog switch. Final digit of "0" implies equipped. Final digit of "1" implies NOT equipped.